





DSP56300 FAMILY INSTRUCTION SET

Mnemonic	Operation Examples	Assembler Syntax Examples
See the DSP56300 Family Manual for complete details on each instruction.		
Arithmetic Instructions		
ABS	Absolute Value $ D \rightarrow D$	ABS D [Parallel Move]
ADC	Add Long With Carry $S + D + C \rightarrow D$	ADC S,D [Parallel Move]
ADD	Addition $S + D \rightarrow D$	ADD S,D [Parallel Move]
ADDL	Shift Left and Add Accumulators $S + 2xD \rightarrow D$	ADDL S,D [Parallel Move]
ADDR	Arithmetic Shift Right and Add Accumulators $S + D/2 \rightarrow D$	ADDR S,D [Parallel Move]
ASL	Arithmetic Shift Accumulator Left 	ASL D [Parallel Move]
ASR	Arithmetic Shift Accumulator Right 	ASR D [Parallel Move]
CLR	Clear Accumulator $0 \rightarrow D$	CLR D [Parallel Move]
CMP	Compare $S2 - S1$	CMP S1,S2 [Parallel Move]
CMPM	Compare Magnitude $ S2 - S1 $	CMPM S1,S2 [Parallel Movc]
CMPU	Compare Unsigned $S2 - S1$	CMPU S1,S2
DEC	Decrement by One $D - 1 \rightarrow D$	DEC D
DIV	Divide Iteration If $D[55] \oplus S[23] = 1$ then  Destination Accumulator D else  Destination Accumulator D	DIV S,D
DMAC	Double-Precision Multiply-Accumulate With Right Shift $[D \gg 24] \pm S1 \cdot S2 \rightarrow D$ (S1 signed, S2 signed) $[D \gg 24] \pm S1 \cdot S2 \rightarrow D$ (S1 signed, S2 unsigned) $[D \gg 24] \pm S1 \cdot S2 \rightarrow D$ (S1 unsigned, S2 unsigned)	DMACss (\pm)S1,S2,D [No Parallel Move] DMACsu (\pm)S2,S1,D [No Parallel Move] DMACuu (\pm)S2,S1,D [No Parallel Move]
INC	Increment by One $1 + D \rightarrow D$	INC D
MAC	Signed Multiply-Accumulate $D \pm (S1 \cdot S2) \rightarrow D$	MAC \pm S1,S2,D [Parallel Move]
MACI	Signed Multiply-Accumulate With Immediate Operand $D \pm \#xxxxxx \cdot S \rightarrow D$	MACI (\pm)#xxxxxx,S,D
MAC (su, uu)	Mixed Multiply-Accumulate $D \pm S1 \cdot S2 \rightarrow D$ (S1 unsigned, S2 unsigned) $D \pm S1 \cdot S2 \rightarrow D$ (S1 signed, S2 unsigned)	MACuu (\pm) S1, S2,D [No Parallel Move] MACsu (\pm) S2, S1,D [No Parallel Move]
MACR	Signed Multiply-Accumulate and Round $D \pm (S1 \cdot S2) + r \rightarrow D$	MACR (\pm) S1, S2,D [Parallel Move]
MACRI	Signed MAC and Round With Immediate Operand $D \pm \#xxxxxx \cdot S \rightarrow D$	MACRI (\pm)#xxxxxx,S,D
MAX	Transfer by Signed Value If $B - A \leq 0$ then $A \rightarrow B$	MAX A,B [Parallel Move]

DSP56300 FAMILY INSTRUCTION SET

Mnemonic	Operation Examples	Assembler Syntax Examples
See the DSP56300 Family Manual for complete details on each instruction.		
MAXM	Transfer by Magnitude If $ B - A \leq 0$ then $A \rightarrow B$	MAXM A,B [Parallel Move]
MPY	Signed Multiply $\pm (S1 \cdot S2) \rightarrow D$	MPY (\pm) S1,S2,D [Parallel Move]
MPY (su, uu)	Mixed Multiply $\pm S1 \cdot S2 \rightarrow D$ (S1 unsigned, S2 unsigned) $\pm S1 \cdot S2 \rightarrow D$ (S1 signed, S2 unsigned)	MPYuu (\pm)S1,S2,D MPYsu (\pm)S2,S1,D
MPYI	Signed Multiply With Immediate Operand $\pm \#xxxxxx \cdot S \rightarrow D$	MPYI (\pm)#xxxxxx,S,D
MPYR	Signed Multiply and Round $\pm (S1 * S2) + r \rightarrow D$	MPYR (\pm) S1,S2,D [Parallel Move]
MPYRI	Signed Multiply and Round With Immediate Operand $\pm \#xxxxxx \cdot S + r \rightarrow D$	MPYRI (\pm)#xxxxxx,S,D
NEG	Negate Accumulator $0 - D \rightarrow D$	NEG D [Parallel Move]
NORM	Norm Accumulator Iteration If $\bar{E} \cdot U \cdot \bar{Z} = 1$, then ASL D and $Rn - 1 \rightarrow Rn$ else if $E = 1$, then ASR D and $Rn + 1 \rightarrow Rn$ else NOP	NORM Rn,D
NORMF	Fast Accumulator Normalization If $S[23]=0$ then ASR S,D else ASL -S,D	NORMF S,D
RND	Round Accumulator $D + r \rightarrow D$	RND D [Parallel Move]
SBC	Subtract Long With Carry $D - S - C \rightarrow D$	SBC S,D [Parallel Move]
SUB	Subtraction $D - S \rightarrow D$	SUB S,D [Parallel Move]
SUBL	Shift Left and Subtract Accumulators $2xD - S \rightarrow D$	SUBL S,D [Parallel Move]
SUBR	Shift Right and Subtract Accumulators $D/2 - S \rightarrow D$	SUBR S,D [Parallel Move]
Tcc	Transfer Conditionally Data ALU Registers If cc Then $S1 \rightarrow D1$ or If cc Then $S1 \rightarrow D1$ and $S2 \rightarrow D2$	Tcc S1,D1 [S2,D2]
TFR	Transfer Data ALU Register $S \rightarrow D$	TFR S,D [Parallel Move]
TST	Test Accumulator $S - 0$	TST S [Parallel Move]
VSL	Viterbi Shift Left	
Logical Instructions		
AND	Logical AND $S \cdot D [47:24] \rightarrow D [47:24]$	AND S,D [Parallel Move]
ANDI	AND Immediate With Control Register $\#xx \cdot D \rightarrow D$	AND(I) #xx,D
CLB	Count Leading Bits If $S[55]=0$ then $9 - (\text{Number of consecutive leading zeros in } S[55:0]) \rightarrow D[47:24]$ else $9 - (\text{Number of consecutive leading ones in } S[55:0]) \rightarrow D[47:24]$	CLB S,D
EOR	Logical Exclusive OR $S \oplus D [47:24] \rightarrow D [47:24]$	EOR S,D [Parallel Move]
EXTRACT	Extract Bit Field Offset = $S1[5:0]$ Width = $S1[17:12]$ $S2[(\text{offset}+\text{width}-1):\text{offset}] \rightarrow D[(\text{width}-1):0]$ $S2[(\text{offset}+\text{width}-1)] \rightarrow D[(55:\text{width})]$ (sign extension) Offset = $\#CO[5:0]$ Width = $\#CO[17:12]$ $S2[(\text{offset}+\text{width}-1):\text{offset}] \rightarrow D[(\text{width}-1):0]$ $S2[(\text{offset}+\text{width}-1)] \rightarrow D[(55:\text{width})]$ (sign extension)	EXTRACT S1,S2,D EXTRACT #CO,S2,D

DSP56300 FAMILY INSTRUCTION SET

Mnemonic	Operation Examples	Assembler Syntax Examples
See the DSP56300 Family Manual for complete details on each instruction.		
EXTRACTU	Extract Unsigned Bit Field Offset = S1[5:0] Width = S1[17:12] S2[(offset+width-1):offset] → D[(width-1):0] zero → D[(55:width)] Offset = #CO[5:0] Width = #CO[17:12] S2[(offset+width-1):offset] → D[(width-1):0] zero → D[(55:width)]	EXTRACTU S1,S2,D EXTRACTU #CO,S2,D
INSERT	Insert Bit Field Offset = S1[5:0] Width = S1[17:12] S2[(width - 1):0] → D[(offset+width-1):offset] Offset = #CO[5:0] Width = #CO[17:12] S2[(width - 1):0] → D[(offset+width-1):offset]	INSERT S1,S2,D INSERT #CO,S2,D
LSL	Logical Shift Accumulator Left 	LSL D [Parallel Move]
LSR	Logical Shift Right 	LSR D [Parallel Move]
MERGE	Merge Two Half Words {S[11:0],D[35:24]} → D[47:24]	MERGE S,D
NOT	Logical Complement $\bar{D}[47:24] \rightarrow D[47:24]$	NOT D [Parallel Move]
OR	Logical Inclusive OR $S + D[47:24] \rightarrow D[47:24]$	OR S,D [Parallel Move]
ORI	OR Immediate With Control Register $\#xx + D \rightarrow D$	OR(I) #xx,D
ROL	Rotate Accumulator Left 	ROL D [Parallel Move]
ROR	Rotate Right 	ROR D [Parallel Move]
Bit Manipulation Instructions		
BCHG	Bit Test and Change **D[n] → C $\bar{D}[n] \rightarrow D[n]$	BCHG #n,D
BCLR	Bit Test and Clear **D[n] → C 0 → D[n]	BCLR #n,D
BSET	Bit Set and Test **D[n] → C 1 → D[n]	BSET #n,D
BTST	Bit Test **D[n] → C	BTST #n,D
Loop Instructions		
BRKcc	Exit Current DO Loop Conditionally If cc LA + 1 → PC; SSL(LF,FV) → SR; SP - 1 → SP SSH → LA; SSL → LC; SP - 1 → SP else PC + 1 → PC	BRKcc

DSP56300 FAMILY INSTRUCTION SET

Mnemonic	Operation Examples	Assembler Syntax Examples
See the DSP56300 Family Manual for complete details on each instruction.		
DO	Start Hardware loop Start of Loop SP + 1 → SP; LA → SSH; LC → SSL; #xxx → LC SP + 1 → SP; PC → SSH; SR → SSL; Expr - 1 → LA 1 → LF End of Loop If LC ≠ 1 then LC - 1 → LC; SSH → PC Else SSL(LF) → SR; SP - 1 → SP SSH → LA; SSL → LC; SP - 1 → SP	Static DO #xxx,Expr Dynamic DO X: ea,Expr DO Y: ea,Expr DO S,Expr
DO FOREVER	Start Infinite Loop SP + 1 → SP; LA → SSH; LC → SSL SP + 1 → SP; PC → SSH; SR → SSL; expr - 1 → LA 1 → LF; 1 → FV	DO FOREVER,expr
DOR	Start PC Relative Hardware Loop SP + 1 → SP; LA → SSH; LC → SSL; [X or Y]:ea → LC SP + 1 → SP; PC → SSH; SR → SSL; PC+xxxx → LA 1 → LF	DOR [X or Y]:ea,label
DOR FOREVER	Start PC Relative Infinite Loop SP + 1 → SP; LA → SSH; LC → SSL SP + 1 → SP; PC → SSH; SR → SSL; PC+xxxx → LA 1 → LF; 1 → FV	DOR FOREVER,label
ENDDO	End Current DO Loop SSL(LF) → SR; SP - 1 → SP SSH → LA; SSL → LC, SP - 1 → SP	ENDDO
Move Instructions		
LRA	Load PC-Relative Address PC + Rn → D PC + xxxx → D	LRA Rn,D LRA xxxx,D
LUA	Load Updated Address ea → D	LUA ea, D
MOVE	Move Data Registers S → D	MOVE S,D
MOVEC	Move Control Register S → D	MOVEC S,D
MOVEM	Move Program Memory S → P:ea P:ea → D	MOVE(M) S,P:ea MOVE(M) P:ea,D
MOVEP	Move Peripheral Data S → X or Y Peripheral X OR Y Peripheral → D	MOVEP S,X:<pp> <qq> MOVEP S,Y:<pp> <qq> MOVEP X:<pp> <qq>,D MOVEP Y:<pp> <qq>,D
Note: There are extensive variations in the MOVE instructions. Please see the DSP56300 UM available from the Reference section of this CD-ROM for a complete listing.		
Program Control Instructions		
IFcc	Execute Conditionally Without CCR Update If cc, then opcode operation	Opcode-Operands IFcc
IFcc.U	Execute Conditionally With CCR Update If cc, then opcode operation	Opcode-Operands IFcc
Bcc	Branch Conditionally If cc, then PC + xxxx → PC else PC + 1 → PC If cc, then PC + xxx → PC else PC + 1 → PC If cc, then PC + Rn → PC else PC + 1 → PC	Bcc xxxx Bcc xxx Bcc Rn
BRA	Branch Always PC + xxxx → PC PC + xxx → PC PC + Rn → PC	BRA xxxx BRA xxx BRA Rn

DSP56300 FAMILY INSTRUCTION SET

Mnemonic	Operation Examples	Assembler Syntax Examples
See the DSP56300 Family Manual for complete details on each instruction.		
BRCLR	Branch if bit Clear If S{n} = 0, then PC + xxxx → PC else PC + 1 → PC	BRCLR #n,[X or Y]:ea,xxxx
BRSET	Branch if bit Set If S{n} = 1, then PC + xxxx → PC else PC + 1 → PC	BRSET #n,[X or Y]:ea,xxxx
BScC	Branch to Subroutine Conditionally If cc, then PC → SSH; SR → SSL; PC + xxxx → PC else PC + 1 → PC If cc, then PC → SSH; SR → SSL; PC + xxx → PC else PC + 1 → PC If cc, then PC → SSH; SR → SSL; PC + Rn → PC else PC + 1 → PC	BScC xxxx BScC xxx BScC Rn
BSCLR	Branch to Subroutine if bit Clear If S{n} = 0, then PC → SSH; SR → SSL; PC + xxxx → PC else PC + 1 → PC	BSCLR #n,[X or Y]:ea,xxxx
BSR	Branch to Subroutine PC → SSH; SR → SSL; PC + xxxx → PC PC → SSH; SR → SSL; PC + xxx → PC PC → SSH; SR → SSL; PC + Rn → PC	BSR xxx BSR xxx BSR Rn
BSSET	Branch to Subroutine if bit Set If S{n} = 1, then PC → SSH; SR → SSL; PC + xxxx → PC else PC + 1 → PC	BSSET #n,[X or Y]:ea,xxxx
DEBUG	Enter Debug Mode & wait for OnCe commands	DEBUG
DEBUGcc	If cc enter debug mode & wait for OnCe commands	DEBUGcc
Jcc	Jump Conditionally If cc then ea → PC Else PC+ → PC	Jcc ea
JCLR	Jump if Bit Clear If S[n] = 0 Then xxxx → PC Else PC + 1 → PC	JCLR #n,D,xxxxxx
JMP	Jump ea → PC	JMP ea
JScc	Conditional Jump to Subroutine If cc then SP + 1 → SP PC → SSH SR → SSL ea → PC Else PC + 1 → PC	JScc ea
JSCLR	Jump to Subroutine if Bit Clear If S[n] = 0 Then SP + 1 → SP PC → SSH SR → SSL xxxx → PC Else PC + 1 → PC	JSCLR #n,D,xxxxxx
JSET	Jump if Bit Set If S[n] = 1 Then xxxx → PC Else PC + 1 → PC	JSET #n,D,xxxxxx
JSR	Jump to Subroutine SP + 1 → SP PC → SSH SR → SSL ea → PC	JSR ea

DSP56300 FAMILY INSTRUCTION SET

Mnemonic	Operation Examples	Assembler Syntax Examples
See the DSP56300 Family Manual for complete details on each instruction.		
JSSET	Jump to Subroutine if Bit Set If S[n] = 1 Then SP + 1 → SP PC → SSH SR → SSL xxxx → PC Else PC + 1 → PC	JSSET #n,D,xxxxx
NOP	No Operation PC + 1 → PC	NOP
PFLUSH	Program Cache Flush	PFLUSH
PFLUSHUN	Program Cache Flush Unlocked Sectors	PFLUSHUN
PFREE	Program Cache Global Unlock	PFREE
PLOCK	Lock Instruction Cache Sector	PLOCK ea
PLOCKR	Lock Instruction Cache Relative Sector	PLOCKR xxxx
PUNLOCK	Unlock Instruction Cache Sector	PUNLOCK ea
PUNLOCKR	Unlock Instruction Cache Relative Sector	PUNLOCKR xxxx
REP	Repeat Next Instruction LC → TEMP; #xxx → LC Repeat Next Instruction Until LC = 1 TEMP → LC	REP #xxx REP X:ea REP Y:ea REP S
RESET	Reset On-Chip Peripheral Devices 1 → I1 1 → I0 0 → IPR-C & IPR-P PC + 1 → PC	RESET
RTI	Return From Interrupt SSH → PC SSL → SR SP - 1 → SP	RTI
RTS	Return From Subroutine SSH → PC SP - 1 → SP	RTS
STOP	Stop Instruction Processing (Enter the Stop Processing State and Stop Clock to on-chip ckt)	STOP
SWI	Software Interrupt Begin Software Exception Process	SWI
TRAP	Software Interrupt Begin trap execution process	TRAP
TRAPcc	Conditional Software Interrupt If cc, then Begin software exception processing	TRAPcc
WAIT	Wait for Interrupt or DMA Request (Disable Clocks to Processor Core and Enter the Wait Processing State)	WAIT
Parallel Move Instructions		
R	Register-to-Register Data Move (...); S → D	(...) S,D
U	Address Register Update (...); ea → Rn	(...) ea
X:	X Memory Data Move (...); X:ea → D (...); X:aa → D (...); S → X:ea (...); S → X:aa X:(Rn + xxx) → D X:(Rn + xxxx) → D D → X:(Rn + xxx) D → X:(Rn + xxxx)	(...); X:ea,D (...); X:aa,D (...); S,X:ea (...); S,X:aa MOVE X:(Rn + xxx),D MOVE X:(Rn + xxxx),D MOVE D,X:(Rn + xxx) MOVE D,X:(Rn + xxxx)

DSP56300 FAMILY INSTRUCTION SET

Mnemonic	Operation Examples	Assembler Syntax Examples
See the DSP56300 Family Manual for complete details on each instruction.		
X:R	X Memory and Register Data Move Class I (....); X:ea → D1; S2 → D2 (....); S1 → X:ea; S2 → D2 (....); #xxxxxx → D1; S2 → D2 Class II (....); A → X:ea; X0 → A (....); B → X:ea; X0 → B	(....) X:ea,D1 S2,D2 (....) S1,X:ea S2,D2 (....) #xxxxxx,D1; S2,D2 (....) A,X:ea X0,A (....) B,X:ea X0,B
Y:	Y Memory Data Move (....); Y:ea → D (....); Y:aa → D (....); S → Y:ea (....); S → Y:aa Y:(Rn + xxx) → D Y:(Rn + xxxx) → D D → Y:(Rn + xxx) D → Y:(Rn + xxxx)	(....) Y:ea,D (....) Y:aa,D (....) S,Y:ea (....) S,Y:aa MOVE Y:(Rn + xxx),D MOVE Y:(Rn + xxxx),D MOVE D,Y:(Rn + xxx) MOVE D,Y:(Rn + xxxx)
R:Y	Register and Y Data Move Class I (....); S1 → D1; Y:ea → D2 (....); S1 → D1; S2 → Y:ea (....); S1 → D1; #xxxxxx → D2 Class II (....); Y0 → A; A → Y:ea (....); Y0 → B; B → Y:ea	(....) S1,D1 Y:ea,D2 (....) S1,D1 S2,Y:ea (....) S1,D1 #xxxxxx,D2 (....) Y0,A A,Y:ea (....) Y0,B B,Y:ea
L:	Long Memory Data Move (....); X:ea → D1; Y:ea → D2 (....); X:aa → D1; Y:aa → D2 (....); S1 → X:ea; S2 → Y:ea (....); S1 → X:aa; S2 → Y:aa	(....) L:ea,D (....) L:aa,D (....) S,L:ea (....) S,L:aa
X:Y:	XY Memory Data Move (....); X:<eax> → D1; Y:<eay> → D2 (....); X:<eax> → D1; S2 → Y:<eay> (....); S1 → X:<eax>; Y:<eay> → D2 (....); S1 → X:<eax>; S2 → Y:<eay>	(....) X:<eax>,D1; Y:<eay>,D2 (....) X:<eax>,D1; S2,Y:<eay> (....) S1,X:<eax>; Y:<eay>,D2 (....) S1,X:<eax>; S2,Y:<eay>